RPCValet: NI-Driven Tail-Aware Balancing of µs-Scale RPCs

Alexandros Daglis Georgia Tech

> Georgia Tech

Mark Sutherland, Babak Falsafi EcoCloud, EPFL







 μ s-scale RPCs exacerbate tail latency challenge





Tail latency has many sources:

- Software events: interrupts, context switches
- Hardware-related events: cache/TLB misses, page faults, interference, ...
- Queuing

Queuing amplifies effect of ALL other sources



Incoming RPC requests

Queuing: prime tail latency optimization target



Single-queue: the best FCFS queuing system (in theory)

From Theory to Practice





Sync required for single-queue comparable to runtime of μ s-scale RPCs

Goal: load balancing without synchronization overhead

RPCValet in a Nutshell



- Leverage integrated NI (>) to monitor real-time per-core load
- NI-core coordination in 10s of ns
- Keep RPCs in *single* queue & dynamically *push* first RPC to first available core



Single-queue & sync-free load balancing



Overview

Background

Outline

RPCValet Design & Implementation

Evaluation

Conclusion

Single-Queue Load Distribution

Common load distribution implementation

E.g., Linux poll, libevent's locked event queues

RPCs arrive in single queue

Cores pull RPCs in FIFO order

Queue is shared resource: need synchronization

- Minor concern for typical RPCs (ms runtimes)
- Significant overhead for µs-scale RPCs

Sync overhead hurts fine-grained RPCs



Georgia

Multi-Queue Load Distribution

Receive Side Scaling: Hardware support for multi-queue load distribution

Leveraged by dataplanes (e.g., IX [Belay' | 4], Arrakis [Peter' | 4])



Distribution based on static decisions \neq Balancing

Georgia

Need dynamic load dispatch decisions

- Rebalancing via work stealing helps, but still significant cost for μs-scale RPCs
- E.g., ZygOS [Prekas'17] >30% perf. gap from single-queue system for Memcached



Georgia

Insight: leverage integrated NI for rapid feedback





Occupancy feedback (timescale: 10s of ns)

On-chip NI facilitates dynamic load-balancing decisions

Base Architecture: Scale-Out NUMA

Architecture for rapid remote memory access [Novakovic'14]

Lean user-level, hardware-terminated protocol & integrated NI

RDMA-like hardware-software interface

- New requests in Work Queue (WQ)
- Replies in Completion Queue (CQ)

Basic primitives: one-sided reads/writes

Messaging emulated over one-sided writes

Lack of native messaging roadblock for RPC balancing





One-sided writes \rightarrow multi-queue system \rightarrow imbalance

Limitation of Emulated Messaging

HERD [Kalia' 14]: Fast RPCs over RDMA writes

- Write RPCs in remote memory w/ one-sided writes
- Cores poll on all possible RPC arrival locations
- Sync-free

Problem: Message arrival location dictates RPC-to-core assignment \rightarrow multi-queue system by design







Decouple RPC arrival from assignment to core

Order arrival metadata, not RPC payload

Dispatch RPCs to cores in order

- Push instead of pull no sync required
- When? To which core?



Georgia

Tecr

Queue

Enabling Single-Queue Load Balancing

- Dispatch to 1st available core \rightarrow true single-queue
 - Cores self-signal availability via special msg in WQ

Integrated NI makes simple greedy dispatch viable

On-chip message propagation << RPC service time \rightarrow Execution bubbles sufficiently small



Georgia lec

Balancing Policy vs. Throughput



NI dispatch stage has to sustain peak throughput

- Need to sustain max service rate, not line rate
- For 500ns RPCs & 64-core chip \rightarrow I dispatch decision / 8ns

Trivial for RPCValet's greedy dispatch policy

Read a 64-bit bitmap, pick available entry

Could implement more sophisticated dispatch policies

Constraint: perform decision in 8ns or pipeline logic

RPCValet applicability not limited to greedy dispatch



Overview

Outline

Background

RPCValet Design & Implementation

Evaluation

Conclusion





Cycle-accurate simulation of 16-core chip

Poisson arrivals & emulated RPC service time distributions

- Service time: mean Ιμs & increasing variance (fixed, uni, exp, GEV)
- HERD and Masstree Key-Value stores (in the paper)

Metric: throughput under SLO (target: 10µs 99th pct latency)

Server-side latency measurements

Configurations:

- Single-queue system w/ software synchronization (MCS queue lock)
- Hardware-dispatched multi-queue system (Receive Side Scaling RSS)
- Hardware-dispatched single-queue system (RPCValet)

Georgia Single-Queue: Hardware vs. Software Tecr fixed_hardware - GEV_hardware **RPCValet** ★ fixed_software 🛨 GEV_software 12 **SLO** 99th pct latency (μs) 10 ~2.5x 8 6 4 2 0 14 2 12 ()8 10 4 6 Throughput (M reqs/s)

Synchronization overhead severely hurts μ s-scale RPCs



Hardware: Multi-Queue vs. Single-Queue



Up to 3.5x lower tail latency & 1.4x throughput under SLO





µs-scale RPCs exacerbate queuing-related tail latency challenge

Single-queue systems avoid load imbalance but require synchronization

RPCValet: sync-free single-queue load balancing

- Leverage NI integration for rapid dynamic dispatch decisions
- Up to 40% higher throughput under SLO vs. RSS
- Up to 3.5x lower tail latency at medium load vs. RSS

Thanks! Questions?