## **SimFlex & ProtoFlex**

- Fast and Accurate Full-System Simulation
- Tutorial & Hands-on Session

CALCM Computer Archi

CALCM to

- Before we begin, please open:
  - http://www.ece.cmu.edu/~protoflex/
  - Ask Michael Papamichael for login information



## **Overview**

- Simics full-system simulation environment (mini)
  - Hands-on: Using Simics to bootstrap the simulation
- SimFlex: full-system simulation infrastructure
  - Lecture: Flexus trace and cycle-accurate simulators
     Hands-on: Simulating with Flexus
  - Lecture: SMARTS simulation methodology
     Hands-on: Accelerating Flexus simulation with SMARTS
- ProtoFlex: FPGA architectural exploration
  - Lecture: ProtoFlex concepts and implementation
     Hands-on: Using ProtoFlex for architectural exploration



## Why We Use Simics

- Problem: Full-system simulation is hard
  - I/O device handling is tricky

CALCM Computer Ar

- · Some instructions (especially privileged ones) are hard
- Lots of infrastructure (disk formats, CLI, checkpointing, etc...)
- Solution: Leverage someone else's work (Simics)
  - · Implements network, disk, video, and all other I/O devices
  - · Faithfully models all gory CPU details to boot real OSes
  - Well-designed CLI, full-system checkpoints, scripting API, etc...

# Simics Basics

- Configuration file defines system components
   CPUs, motherboard, memory, disks, video card, ...
- · CLI provides interface to simulation
  - read-configuration system-config.simicsRead configuration file
  - write-configuration system-config.simicsWrite out complete system checkpoint
  - run 100

CALCM Compu

• Execute 100 instructions per CPU

## **Simics Hands-on**

· Booting system

CALCM Computer Archit

- · Logging into simulated system
- Interrupting execution
   Examining the simulated system's registers (pregs)
- Taking system checkpoints
- Importing "real-world" files into simulation
   via CD-ROM and via hostfs mounts
- Examining/Hacking Simics checkpoint file

## **Flexus Simulator Toolset**

#### Michael Ferdman



## **Software Simulation**

· Fast and easy to implement

CALCM to

- Minimal cost, simulator runs on your desktop
- Reuse components, don't implement everything
- Enables standard benchmarks (SPEC, TPC)
  - Can execute real applications
  - Can simulate thousands of disks
  - Can simulate very fast networks

## Main Idea

- Use existing system simulator (Simics)
   Handles BIOS (booting, I/O, interrupt routing, etc...)
- Build a "plugin" architectural model simulator
  - Fast read state of system from Simics

CALCM

CALCM G

- Detailed - interact with and throttle Simics

## **Developing with Flexus**

• Flexus philosophy

CALCM Computer Archite

- Fundamental abstractions
- Important support libraries
- · Components and what they model

# Flexus philosophy Component-based design Compose simulators from encapsulated components Software-centric framework Flexus abstractions are not tied to hardware

- Cycle-driven execution model
   Components receive "clock-tick" signal every cycle
- SimFlex methodology
  - Designed-in fast-forwarding, checkpointing, statistics

11























## Critical support libraries in /core

- · Statistics support library - Record results for use with stat-manager
- · Debug library

CALCM Computer A

- Control and view Flexus debug messages

## Statistics support library

- · Implements all the statistics you need
  - Histograms
  - Unique counters
  - Instance counters
  - etc...

CALCM G

25

CALCM Con

- · Example:
  - Stat::StatCounter myCounter( statName() + "-count" );
  - ++ myCounter;

## A typical debug statement DBG\_(lface, Severity level

Comp(\*this) Associate with this component AddCategory( Cache ) Put this in the "Cache" category ( << "Received on FrontSideIn[0](Request): " << \*(aMessage[MemoryMessageTag]) Text of the debug message ) Addr(aMessage[MemoryMessageTag]->address()) ); Add an address field for filtering 27

#### **Debug severity levels** 1. Tmp temporary messages (cause warning) 2. Crit critical errors 3. Dev infrequent messages, e.g., progress 4. Trace component defined - typically tracing 5. Iface all inputs and outputs of a component 6. Verb verbose output from OoO core 7. VVerb very verbose output of internals

# Controlling debug output

Compile time

CALCM Computer Arch

- make target-severity
- (e.g. make UP. Trace-iface)
- Run time
  - flexus.debug-set-severity severity
- Hint when you need a lot of detail...
  - Set severity low
  - Run until shortly before point of interest (or failure)
  - Set severity high \_

## **Developing with Flexus**

Flexus philosophy

CALCM Comp

- Fundamental abstractions
- Important support libraries
- · Components and what they model
- Continue running \_ 29

## **Simulators in Flexus 4.0**

• UP.Trace

CALCM Computer Ar

- CMP.L2Shared.Trace
- UP.000

CALCM G

- CMP.L2SharedNUCA.OoO
- CMP.L2Private.OoO

## fast memory system

fast CMP memory system 1 CPU 2-level hierarchy

31

33

- private L1 / shared L2
- private L1 / private L2

## Memory hierarchy

- "top", "front" = closer to CPU
- · Optimized for high MLP

CALCM Comps

- Non-blocking, pipelined accesses
- Hit-under-miss within set
- Coherence protocol support
  - Valid, modifiable, dirty states
  - Explicit "dirty" token tracks newest value
  - Non-inclusive

CALCM G

- Supports "Downgrade" and "Invalidate" messages
- Request and snoop virtual channels for progress guarantees

32

## **Out-of-order execution**

- Timing-first simulation approach [Mauer 2002]
  - OoO components interpret SPARC ISA
  - Flexus validates its results with Simics
- Idealized OoO to maximize memory pressure
  - Decoupled front end
  - Precise squash & re-execution
  - Configurable ROB, LSQ capacity; dispatch, retire rates
- Memory order speculation (similar to [Wenisch 07])

### Hands-on

- Setting up .run\_job.rc.tcl file
- Launch Simics using the run\_job script
- · Build Flexus simulators
  - Examine Flexus directory structure and source files
- · Launch trace-based simulation
- Launch cycle-accurate (OoO) simulation
  - Examine debug output and statistics

How fast is cycle-accurate timing simulation?\*































## 1. Preparing a workload for simulation

- Bring application up in Simics
  - Install OS, application
  - Construct workload (e.g., load DB)
  - Prepare disk images
  - Tune workload parameters

## 2. Determining sampling parameters

- Can't switch modes during simulation
   Simics runs in different modes for each timing model
- Instead, construct preliminary flex-point library
   30-50 flex-points to estimate C.V., detailed warming
  - Good initial guess: C.V. for user IPC  $\approx 0.5$

#### CALCM Typical sampling parameters **SMARTSim** Flexus (16-CPU CMP.OoO) (8-way OoO) 2000 inst. Warming 100k cycles Measurement 1000 inst. 50k cycles Target confidence 99.7% ± 3% 95% ± 5% Sample size 8000 200-400 Sim, time per checkpoint ~ 5 min 10 ms ~ 5 CPU-hours Experiment turnaround time 91 CPU-sec 53



51

52



CALCM Computer Archit

















## Conducting Research with Flexus

- · Workload statistics collection
- · Design implementation and tuning
- · Flexpoint generation
- Timing evaluation



• Review results stat-manager format victim.rpt victim.rpt contents: L2 D-cache misses: <EXPR:sum[.\*L2-Misses:User:D:Read]> L2 D-cache conflict misses: <EXPR:sum[.\*L2-Misses:User:D:Read:Conflicts]>



## Simple Example: Victim Cache FlexState generation

- Implement checkpoint save/restore in UP.Trace
   components/FastCache/FastCacheImpl.cpp
- Implement checkpoint restore in timing

   components/Cache/CacheControllerImpl.cpp

CALCM Com

## Simple Example: Victim Cache Timing Evaluation

• Run timing jobs run\_job -cfg victim -run timing UP.000 oracle

CALCM Con

- Use stat-collapse to select measurements
- Use stat-sample to compute speedup
  - generate sets of UIPC numbers (baseline and victim)

68

- matched-pair comparison on UIPCs

© 2006-2010 T. F. Wenisch, R. E. Wunderlich, M. Ferdman, P. Lotfi-Kamran