Secure FPGAs in the Cloud

Today, the biggest cloud datacenters are heterogeneous by design: they incorporate CPUs, GPUs, and FPGAs, with the goal of providing best computing performance for very versatile services and workloads. Cloud computing implies a multitenancy environment where users share the same computing environment. In that milieu, it is important to consider the security risks arising from FPGAs being shared by multiple users, knowing that FPGAs are susceptible to security hazards, such as denial-of-service attacks, side-channel attacks, and timing-fault attacks. This project aims to systematically explore the security vulnerabilities of FPGAs and to develop methodologies, algorithms, and tools that will enable cloud providers to prevent, protect from, recover from and identify (locate) malicious users.

M. Stojilović, K. Rasmussen, F. Regazzoni, M. Tahoori, and R. Tessier, A Visionary Look at the Security of Reconfigurable Cloud Computing, Proceedings of the IEEE, December 2023
[detailed record]

D. G. Mahmoud, O. Glamočanin, F. Regazzoni, and M. Stojilović, Practical Implementations of Remote Power Side-Channel and Fault-Injection Attacks on Multitenant FPGAs, (eds) Security of FPGA-Accelerated Cloud Computing Environments. Springer, Cham. September, 2023

O. Glamočanin, A. Kostić, S. Kostić, and M. Stojilović, Active Wire Fences for Multitenant FPGAs, 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Tallinn, Estonia, May 3 – 5, 2023, Best Paper Award Nominee.
[detailed record]

O. Glamočanin, H. Bazaz, M. Payer, and M. Stojilović, Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs, Design, Automation and Test in Europe Conference DATE 2023, Antwerp, Belgium, April 17 – 19, 2023.
[detailed record]

K. Papagiannopoulos, O. Glamočanin, M. Azouaoui, D. Ros, F. Regazzoni, and M. Stojilović, The Side-Channel Metrics Cheat Sheat, ACM Computing Surveys, vol. 55, issue 10, Feb 2, 2023.
[detailed record]

D. Spielmann, O. Glamočanin, and M. Stojilović, RDS: FPGA Routing Delay Sensors for Effective Remote Power Analysis Attacks, Conference on Cryptographic Hardware and Embedded Systems (CHES), Praque, Czechia, September 10 – 14, 2023.
[detailed record]

O. Glamočanin, D. G. Mahmoud, F. Regazzoni, and M. Stojilović, Shared FPGAs and the Holy Grail: Protections against Side-Channel and Fault Attacks, Design, Automation and Test in Europe Conference and Exhibition (DATE), Virtual Conference and Exhibition, February 1 – 5, 2021.
[detailed record]

S. S. Mirzargar, G. Renault, A. Guerrieri and M. Stojilović, Nonintrusive and Adaptive Monitoring for Locating Voltage Attacks in Virtualized FPGAs, Cryptology ePrint Archive, November 29, 2020.
[detailed record]

S. S. Mirzargar, G. Renault, A. Guerrieri and M. Stojilović, Nonintrusive and Adaptive Monitoring for Locating Voltage Attacks in Virtualized FPGAs, International Conference on Field-Programmable Technology, Maui, HI, USA (Virtual conference), December 9 – 11, 2020.
[detailed record]

O. Glamočanin, L. Coulon, F. Regazzoni, and M. Stojilović, Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?, Design, Automation and Test in Europe Conference and Exhibition (DATE), Grenoble, France, March 9 – 13, 2020.
[detailed record]

O. Glamočanin, L. Coulon, F. Regazzoni, and M. Stojilović, Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs, The 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2020), Seaside, California, USA, February 23 – 25, 2020.
[detailed record]

Z. Seifoori, S. S. Mirzargar, and M. Stojilović, Closing Leaks: Routing Against Crosstalk Side-Channel Attacks, The 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2020), Seaside, California, USA, February 23 – 25, 2020.
[detailed record]

S. S. Mirzargar and M. Stojilović, Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey, The 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, Spain, September 9 – 13, 2019.
[detailed record]

D. Mahmoud and M. Stojilović, Timing Violation Induced Faults in Multi-Tenant FPGAs, Design, Automation and Test in Europe Conference and Exhibition (DATE), Florence, Italy, March 25 – 29, 2019.
[detailed record]