## Memory-Centric Server Architecture

Babak Falsafi Director, EcoCloud ecocloud.ch





## A Brief History of IT





From computing-centric to data-centric

Consumer Era: Internet-of-Things in the Cloud

## The future of IT is Data





If the Digital Universe were represented by the memory in a stack of tablets, in **2013** it would have stretched two-thirds the way to the Moon\*

By **2020**, there would be 6.6 stacks from the Earth to the Moon\*

Data growth (by 2015) = 100x in ten years [IDC 2012]

- Population growth = 10% in ten years
- Monetizing data for commerce, health, science, services, ....
- Big Data is shaping IT & pretty much whatever we do!

# Data Shaping All Science & Technology



Science entering 4<sup>th</sup> paradigm

- Analytics using IT on
  - Instrument data
  - Simulation data
  - Sensor data
  - Human data
  - ...

Complements theory, empirical science & simulation





DATA-INTENSIVE SCIENTIFIC DISCOVERY

TONY HEY STEWART TANSLEY AND KRISTIN TOLL

Data-centric science key for innovation-based economies!



#### Source: James Hamilton, 2014 mvdirona.com/jrh/TalksAndPapers/JamesHamilton Reinvent20131115.pdf



#### **Daily** IT growth in 2014 = AII of AWS in 2004!





- Run heterogeneous data services at massive scale
- Driven for commercial use
- Fundamentally different design, operation, reliability, TCO
  - Density I 0-25KW/rack as compared to 25-90KW/rack
  - Tier 3 (~2 hrs/downtime) vs.Tier I (upto I day/downtime)
  - .....and lots more

#### Datacenters are the IT utility plants of the future







Supercomputing

Cloud Computing

## Cloud Taking Over Enterprise





## Internet-of-Things (IoT) Growing Fast Too





20 Billion Connected Devices



4 Zettabytes of Data, 10% of Digital Universe



Source: IDC Worldwide and Regional IoT forecast, EMC Digital Universe with Research and Analysis by IDC

#### Moore's Law: Five Decades of Exponential Growth



Intel 4004, 1971



92,000 ops/sec





266,000,000,000 ops/sec



Made IT an indispensable pillar of our society!







## Parallelism is out of steam!



With voltages leveling:

- Parallelism has emerged as the only silver bullet
- Use simpler cores
   Prius instead of race car
- Restructure software
- Each core

less joules/op

Lonventional Server CPU (e.g. Intal) (e.g., Intel **Multicore** Scaling Multicon llera 60 odern

## End of Multicore Scaling



But parallelism can not offset leveling voltages

Even in servers with abundant parallelism

Need a holistic approach to optimization



### Slowdown in Moore's Law



Mark Bohr's (Intel) Keynote [ISSCC'15]



Moore's Law: \$/transistor dropping for fifty years

- Intel is pushing for a bit more
- Competitor saw \$/transistor go up 2015

#### Higher Demand + Lower Efficiency: Datacenters at Physical Limits!





- Centralization helps exploit economies of scale
- But, platform scaling is a grand challenge



## Center at EPFL

- I 8 faculty, 50 researchers
- 6M CHF/year external funds

## Mission:

- Designing datacenters of future
- From algorithms to infrastructure
- Maximizing value for data





ecocloud.ch

ORACLE

#### Today's Server Ecosystem an EPFL research center Conventional IT: Application NUANCE Microsoft Product based **Runtime System** Per-vendor layer (scripting, DSLs) Scala Well-defined interfaces Java **Microsoft** ORACLE Near-neighbor optimization at best Middleware (data, web services) Spai Linux Big vendors (e.g., Amazon, Google) **Operating System** (resource management) Can do cross-layer optimizations alata **CISCO** Only limited to services of interest Server (processor, mem, storage, network) Are limited in extent (e.g., software) *intel* Monopolize (closed) technologies EAT • N Infrastructure (cooling, power)

But,

### OurVision: Holistic Optimization of Datacenters



## Holistic optimization

- From algorithms to infrastructure
- Cross-layer integration
- IT paradigms to monitor, manage & reduce energy

## Open technologies!



Our Vision: The ISA Triangle of Efficiency











## How efficient are servers today?

- DB Accelerators
- Summary



## Scale-Out Datacenters



Vast data sharded across servers

#### Memory-resident workloads

- Necessary for performance
- MajorTCO burden
- Put memory at the center
  - Design system around memory
  - Optimize for data services



Memory

Core

Core

Core

Core

Core

Core

Servers driven by the DRAM market!

#### In-Memory Scale-Out Services **ECOC** an EPFL research center



- Many independent requests/tasks
- Huge dataset split into shards
- Use aggregate memory over network

## How Efficient are Servers Today? CloudSuite 3.0 (parsa.epfl.ch/cloudsuite)



#### Building block for Google PerfKit, EEMBC Big Data!

## But, Services are Stuck in Memory!





Execute ~ I instruction per cycle

## Core Inefficiencies



- Underutilized complexity
- Scale-out requirements low
   couple parallel memory ops.
  - one execution unit





Suffer severe i-cache miss penalties

## Instruction-Fetch Inefficiencies







# Where do instructions/data come from?



Instructions: in LLC Data: in memory Nothing useful in remote L1 caches!









#### **Off-chip BW severely underutilized**



## LLC and Bandwidth Inefficiencies



## CloudSuite on Modern Servers [ASPLOS'12, best paper]



## What do Scale-Out Services Need? ecocloud

#### Cores share instructions

- Large code footprint fits in LLC
- A few MB SRAM for instructions

Data is in memory

- Data footprint dwarfs LLC
- Do not waste SRAM for data

Cores communicate rarely

- Independent requests
- Core-to-cache traffic



#### Common traits across applications

## **Scale-Out Processors**

[ISCA' | 3, ISCA' | 2, Micro' | 2]



Server Chip:

Disconnected cache-coherent pods

- 3D memory
- I0x performance/TCO
- Runs Linux LAMP stack

Processor SoC:

- 64-bit ARM cores
- Custom degree of OoO/MLP
- NoC designed for fast instruction supply
- LLC designed for on-chip instruction working set





NOC-Out: [MICRO'12] Specialized Network-on-Chip for Servers



#### Exactly the **opposite** of current NoCs

- Cache coherent
- But, designed for core-to-cache communication
- Not core-to-core!

LLC network:

Flattened Butterfly (FB) topology

Request & Reply networks:

- Tree topology
- Limited connectivity for efficiency

FB's performance at 1/10<sup>th</sup> cost





Predict & fetch page's footprint

#### Specialized Instruction Supply [MICRO'08,11,13,15]



Instruction supply highly repetitive

Record & replay instruction streams

- Eliminate 99.7% of all i-cache misses
- Capture discontinuities in control flow
- Embed front-end meta data





Centralized engine

Stream front-end state

Emerging server processors call for a holistic front-end solution

## Cavium ThunderX: A Scale-Out Processor



BREAKING NEWS

SLIDESHOW: CES: Bosch Aims to Connect Whole World

#### designlines WIRELESS & NETWORKING

#### News & Analysis Big-Data Benchmark Brewing

EEMBC works on SoC-agnostic spec

Rick Merritt 10/15/2014 08:00 AM EDT

SAN JOSE, Calif. — A new benchmark suite for scaled-out servers is in the works with the first piece of it expected early next year. The processor-agnostic metrics aim to set standards for measuring today's data center workloads.

A new cloud and big-data server working group of the Embedded Microprocessor Benchmark Consortium (EEMBC) hopes to deliver a suite of seven benchmarks. It aims to complete before April three of them -- memory caching, media serving, and graph analysis.

"Typically when we go to a server customer they ask for SpecInt numbers, that's been the traditional benchmarks for servers for a long time, but SpecInt is not a very good metric for distributed data loads or available instruction and memory parallelism," said Bryan Chin, a distinguished engineer from Cavium.



#### MICROPROCESSOR <u>report</u>

Insightful Analysis of Processor Technology

#### THUNDERX RATTLES SERVER MARKET

Cavium Develops 48-Core ARM Processor to Challenge Xeon

By Linley Gwennap (June 9, 2014)

### 48-core 64-bit ARM SoC

[based on "Clearing the Clouds", ASPLOS'12]:

- 3x Ll instruction cache size
- Custom cores for moderate MLP
- Minimal LLC (replaced with cores)
- Crossbar for fast instruction fills

#### Integrated Compute in Memory [IEEE Micro'16]



## Why in-memory?

- Minimize data movement & energy
- Leverage DRAM's massive internal BW

#### Basic data services:

- Scan, Join, GroupBy, Filter
- Best for sequential access
- Accelerators must co-exist with conventional memory semantics



#### IOx better efficiency for a database join operation!



HUAWE

**Microsoft** 

- Network interface on PCI + TCP/IP
- Microseconds of roundtrip latency at best

soNUMA:

- Manycore network interface integrated into NoC
- Protected global memory read/write
- Supports fine-grain & bulk object communication





## How efficient are servers today?

- DB Accelerators
- Summary



## Databases underlie dataintensive apps



Most frequent task: find data

- E.g., build a user's Facebook page

Indexes used for fast data lookup

- Rely on pointer-intensive data structures

Indexing efficiency is critical

- Many requests, abundant parallelism
- Power-limited hardware

Need high-throughput and energy-efficient index lookups







## Hash index: fundamental index structure



Dominant operation: join via hash index

Join via Hash Index



## Lookup on index for every entry in A Join: find the matching values in A and B





## Dissecting Index Lookups



Hash: avg. 30% time of each lookup
Computationally intensive, high cache locality
Walk: avg. 70% time of each lookup
Trivial computation, low cache locality

Next lookup: inherently parallel

Beyond the instruction window capacity



## Index Lookups on General-Purpose Cores



#### **Index Lookups**

- Data in memory
- Inherent parallelism

#### **OoO Cores**

- Pointer-chasing  $\rightarrow$  Low MLP
- Limited OoO inst. window
  - One lookup at a time



#### OoO cores ill-matched to indexing

Roadmap for Efficient and High-Throughput Index Lookups



## I. Specialize

- Customize hardware for hashing and walking
- 2. Parallelize
  - Perform multiple index lookups at a time

- 3. Generalize
  - Use a programmable building block

## Step I: Specialize



Design a dedicated unit for hash and walk

- Hash: compute hash values from a key list
- Walk: access the hash index and follow pointers



## Step 2: Parallelize





Step 3: Generalize Widx Units

Common building block for hash and walk

- Two-stage RISC core
- Custom ISA



an EPFL research center

unit

Programmable

- Execute functions written in Widx ISA
- Support limitless number of data structure layouts





When Widx runs, core goes idle



Simple, parallel hardware

## Methodology



Flexus simulation infrastructure [Wenisch '06]

#### **Benchmarks**

- TPC-H on MonetDB
- TPC-DS on MonetDB
- Dataset: 100GB

#### uArch Parameters

- Core Types
  - OoO: 4-wide, I 28-entry ROB
  - In-order: 2-wide
- Frequency: 2GHz
- LI (I & D): 32KB

- **Area and Power** 
  - Synopsys Design Compiler
  - Technology node: TSMC 40 nm, std. cell
  - Frequency: 2GHz

Widx Area: 0.24mm<sup>2</sup>

– Widx Power: 0.3W

– LLC: 4MB

Widx Efficiency





5.5x reduction in indexing energy vs. OoO core

Asynchronous Memory Access Chaining [VLDB'16]



Use insights to help Xeon servers

- Decouple hash & walk in software
- Create & manage walker queues in software wraparound
- 2.3x speedup on Xeon
- Unclogs the internal microarchitecture
- Maximizes memory level parallelism



Trends for data & online services:

- Data growing at exponential rate
- Online services are in-memory
- Memory is a big fraction of TCO

Specialize servers around DRAM

- Opportunities abound
- Processors, accelerators, memory, network, system
- E.g., accelerators for database management





# For more information please visit us at ecocloud.ch



